View IRLZ34_773961.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
GENERAL DESCRIPTION
N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in switched mode power supplies and general purpose switching applications.
IRLZ34N
QUICK REFERENCE DATA
SYMBOL VDS ID Ptot Tj RDS(ON) PARAMETER Drain-source voltage Drain current (DC) Total power dissipation Junction temperature Drain-source on-state resistance VGS = 10 V MAX. 55 30 68 175 35 UNIT V A W C m
PINNING - TO220AB
PIN 1 2 3 tab gate drain source drain DESCRIPTION
PIN CONFIGURATION
tab
SYMBOL
d
g s
1 23
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER VDSS VDGR VGS ID IDM PD Tj, Tstg Drain-source voltage Drain-gate voltage Gate-source voltage Continuous drain current Pulsed drain current Total power dissipation Operating junction and storage temperature CONDITIONS Tj = 25 C to 175C Tj = 25 C to 175C; RGS = 20 k Tmb = 25 C Tmb = 100 C Tmb = 25 C Tmb = 25 C MIN. - 55 MAX. 55 55 13 30 21 110 68 175 UNIT V V V A A A W C
THERMAL RESISTANCES
SYMBOL PARAMETER Rth j-mb Rth j-a Thermal resistance junction to mounting base Thermal resistance junction to ambient CONDITIONS TYP. 60 MAX. 2.2 UNIT K/W K/W
ESD LIMITING VALUE
SYMBOL PARAMETER VC Electrostatic discharge capacitor voltage, all pins CONDITIONS Human body model (100 pF, 1.5 k) MIN. MAX. 2 UNIT kV
February 1999
1
Rev 1.000
Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
ELECTRICAL CHARACTERISTICS
Tj= 25C unless otherwise specified SYMBOL PARAMETER V(BR)DSS V(BR)GSS VGS(TO) RDS(ON) gfs IGSS IDSS Qg(tot) Qgs Qgd td on tr td off tf Ld Ld Ls Ciss Coss Crss Drain-source breakdown voltage Gate-source breakdown voltage Gate threshold voltage Drain-source on-state resistance CONDITIONS VGS = 0 V; ID = 0.25 mA; IG = 1 mA; VDS = VGS; ID = 1 mA Tj = 175C Tj = -55C VGS = 5 V; ID = 17 A VGS = 10 V; ID = 17 A Tj = 175C Forward transconductance VDS = 25 V; ID = 15 A Gate source leakage current VGS = 5 V; VDS = 0 V Tj = 175C Zero gate voltage drain current Total gate charge Gate-source charge Gate-drain (Miller) charge Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time Internal drain inductance Internal drain inductance Internal source inductance Input capacitance Output capacitance Feedback capacitance VDS = 55 V; VGS = 0 V; Tj = 175C ID = 30 A; VDD = 44 V; VGS = 5 V Tj = -55C MIN. 55 50 10 1.0 0.5 12 -
IRLZ34N
TYP. MAX. UNIT 1.5 28 26 40 0.02 0.05 22.5 6 11 14 77 55 48 3.5 4.5 7.5 1050 205 113 2.0 2.3 46 35 74 1 20 10 500 21 110 80 65 1400 245 150 V V V V V V m m m S A A A A nC nC nC ns ns ns ns nH nH nH pF pF pF
VDD = 30 V; ID = 25 A; VGS = 5 V; RG = 10 Resistive load Measured from tab to centre of die Measured from drain lead to centre of die (SOT78 package only) Measured from source lead to source bond pad VGS = 0 V; VDS = 25 V; f = 1 MHz
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tj = 25C unless otherwise specified SYMBOL PARAMETER IS ISM VSD trr Qrr Continuous source current (body diode) Pulsed source current (body diode) Diode forward voltage Reverse recovery time Reverse recovery charge CONDITIONS MIN. IF = 25 A; VGS = 0 V IF = 34 A; VGS = 0 V IF = 34 A; -dIF/dt = 100 A/s; VGS = -10 V; VR = 30 V TYP. MAX. UNIT 0.95 1.0 40 0.16 30 110 1.2 A A V V ns C
February 1999
2
Rev 1.000
Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
AVALANCHE LIMITING VALUE
SYMBOL PARAMETER WDSS CONDITIONS MIN. -
IRLZ34N
MAX. 45
UNIT mJ
Drain-source non-repetitive ID = 20 A; VDD 25 V; VGS = 5 V; unclamped inductive turn-off RGS = 50 ; Tmb = 25 C energy
120 110 100 90 80 70 60 50 40 30 20 10 0
PD%
Normalised Power Derating
1000
ID/A RDS(ON) = VDS/ID tp = 1 us 10us DC 100 us 1 ms 10ms 100ms
100
10
0
20
40
60
80 100 Tmb / C
120
140
160
180
1
1
10
VDS/V
100
Fig.1. Normalised power dissipation. PD% = 100PD/PD 25 C = f(Tmb)
Normalised Current Derating
Fig.3. Safe operating area. Tmb = 25 C ID & IDM = f(VDS); IDM single pulse; parameter tp
ZTH/ (K/W)
120 110 100 90 80 70 60 50 40 30 20 10 0
ID%
10
1 0.5 0.2 0.1 0.1 0.05 0.02 0 T t P D tp D= tp T
0
20
40
60
80 100 Tmb / C
120
140
160
180
0.01
1.0E-06
0.0001
0.01 t/s
1
100
Fig.2. Normalised continuous drain current. ID% = 100ID/ID 25 C = f(Tmb); conditions: VGS 5 V
Fig.4. Transient thermal impedance. Zth j-mb = f(t); parameter D = tp/T
February 1999
3
Rev 1.000
Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
IRLZ34N
Drain current, ID (A) 100 10 7 80 5.0 4.6 VGS = 6.0 V 5.6
30
Transconductance, gfs (S)
25
60
20
40
4.0 3.6
15
20
3.0
10
0
0
2
4 6 8 Drain-source voltage, VDS (V)
10
5
0
10
20
30 40 50 Drain current, ID (A)
60
70
Fig.5. Typical output characteristics, Tj = 25 C. ID = f(VDS); parameter VGS
RDS(ON)/mOhm
Fig.8. Typical transconductance, Tj = 25 C. gfs = f(ID); conditions: VDS = 25 V
BUK959-60
45
2.5
VGS/V = 4 4.2 4.4
a
Rds(on) normlised to 25degC
40
2
35
4.6 4.8 5
1.5
30
1
25
0
10
20
30 ID/A
40
50
60
0.5 -100
-50
0
50 Tmb / degC
100
150
200
Fig.6. Typical on-state resistance, Tj = 25 C. RDS(ON) = f(ID); parameter VGS
70 ID/A 60 50
Fig.9. Normalised drain-source on-state resistance. a = RDS(ON)/RDS(ON)25 C = f(Tj); ID = 17 A; VGS = 5 V
VGS(TO) / V max. 2 typ. BUK959-60
2.5
40 30 20
1.5 min. 1
0.5
10 Tj/C = 0 0 1 175 2 3 25 VGS/V 4 5 6 7
0 -100
-50
0
50 Tj / C
100
150
200
Fig.7. Typical transfer characteristics. ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj
Fig.10. Gate threshold voltage. VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS
February 1999
4
Rev 1.000
Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
IRLZ34N
1E-01
Sub-Threshold Conduction
100
IF/A
80
1E-02 2% typ 98%
60
1E-03
Tj/C =
40
175
25
1E-04
1E-05
20
1E-05
0
0
0.5
1
1.5
2
2.5
3
0
0.5
VSDS/V
1
1.5
Fig.11. Sub-threshold drain current. ID = f(VGS); conditions: Tj = 25 C; VDS = VGS
2.5
Fig.14. Typical reverse diode current. IF = f(VSDS); conditions: VGS = 0 V; parameter Tj
WDSS%
120 110 100 90 80
2.0
Thousands pF
1.5
70 60 50 40 30
1.0
Ciss
0.5 Coss Crss 0.1 1 VDS/V 10 100
20 10 0 20 40 60 80 100 120 Tmb / C 140 160 180
0 0.01
Fig.12. Typical capacitances, Ciss, Coss, Crss. C = f(VDS); conditions: VGS = 0 V; f = 1 MHz
6 VGS/V 5 VDS = 14V 4 VDS = 44V 3
Fig.15. Normalised avalanche energy rating. WDSS% = f(Tmb); conditions: ID = 20 A
+
L VDS VGS 0 RGS T.U.T. R 01 shunt
VDD
-ID/100
2
1
0
0
5
10
QG/nC
15
20
25
Fig.13. Typical turn-on gate-charge characteristics. VGS = f(QG); conditions: ID = 30 A; parameter VDS
Fig.16. Avalanche energy test circuit. 2 WDSS = 0.5 LID BVDSS /(BVDSS - VDD )
February 1999
5
Rev 1.000
Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
MECHANICAL DATA
Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220
IRLZ34N
SOT78
E P
A A1 q
D1
D
L2(1)
L1 Q
L
b1
1
2
3
b c
e
e
0
5 scale
10 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A 4.5 4.1 A1 1.39 1.27 b 0.9 0.7 b1 1.3 1.0 c 0.7 0.4 D 15.8 15.2 D1 6.4 5.9 E 10.3 9.7 e 2.54 L 15.0 13.5 L1 3.30 2.79 L2 max. 3.0
(1)
P 3.8 3.6
q 3.0 2.7
Q 2.6 2.2
Note 1. Terminals in this zone are not tinned. OUTLINE VERSION SOT78 REFERENCES IEC JEDEC TO-220 EIAJ EUROPEAN PROJECTION ISSUE DATE 97-06-11
Fig.17. SOT78 (TO220AB); pin 2 connected to mounting base (Net mass:2g)
Notes 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling. 2. Refer to mounting instructions for SOT78 (TO220AB) package. 3. Epoxy meets UL94 V0 at 1/8".
February 1999
6
Rev 1.000
Philips Semiconductors
Product specification
N-channel enhancement mode Logic level TrenchMOSTM transistor
DEFINITIONS
Data sheet status Objective specification Product specification Limiting values
IRLZ34N
This data sheet contains target or goal specifications for product development. This data sheet contains final product specifications.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. (c) Philips Electronics N.V. 1999 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.
February 1999
7
Rev 1.000

▲Up To Search▲

Price & Availability of IRLZ34

	To Download IRLZ34 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .